SpyderByte.com ;Technical Portals 
      
 News & Information Related to Linux High Performance Computing, Linux Clustering and Cloud Computing
Home About News Archives Contribute News, Articles, Press Releases Mobile Edition Contact Advertising/Sponsorship Search Privacy
HPC Vendors
Cluster Quoter (HPC Cluster RFQ)
Hardware Vendors
Software Vendors
HPC Consultants
Training Vendors
HPC Resources
Featured Articles
Cluster Builder
Beginners
Whitepapers
Documentation
Software
Lists/Newsgroups
Books
User Groups & Organizations
HP Server Diagrams
HPC News
Latest News
Newsletter
News Archives
Search Archives
HPC Links
ClusterMonkey.net
Scalability.org
HPCCommunity.org

Beowulf.org
HPC Tech Forum (was BW-BUG)
Gelato.org
The Aggregate
Top500.org
Cluster Computing Info Centre
Coyote Gultch
Dr. Robert Brown's Beowulf Page
FreshMeat.net: HPC Software
SuperComputingOnline
HPC User Forum
GridsWatch
HPC Newsletters
Stay current on Linux HPC news, events and information.
LinuxHPC.org Newsletter

Other Mailing Lists:
Linux High Availability
Beowulf Mailing List
Gelato.org (Linux Itanium)

LinuxHPC.org
Home
About
Contact
Mobile Edition
Sponsorship

Latest News

SRC Computers Launches Next-Generation Reconfigurable Computing System
Posted by Kenneth Farmer, Tuesday August 23 2005 @ 01:03PM EDT

Colorado Springs, Colorado -- August 23, 2005 -- SRC Computers, Inc., a leader in reconfigurable computing systems, today announced the availability of its SRC-7 system featuring the first reconfigurable processor with IEEE compliant floating point blocks and accompanying high bandwidth interconnect. The lack of dedicated low latency floating point capability with enough memory bandwidth to prevent stalling has historically been viewed as the last technical barrier to widespread adoption of general purpose reconfigurable computing.

The SRC-7 succeeds the SRC-6 and provides the most powerful, programmer-friendly, reconfigurable, high performance system on the market. SRC's Carte programming environment allows programmers to use standard ANSI C and Fortran to program its reconfigurable MAP processors with no need for hardware design expertise. The announcement of the SRC-7 was made at the High Performance Reconfigurable Computing Workshop being held at the Arctic Region Supercomputing Center in Fairbanks, Alaska.

The increased performance of the SRC-7 series H MAP reconfigurable processors is highlighted by:

1. The first dedicated reconfigurable double precision floating point capability with.
* 112 double precision floating point operations per clock per processor; and
* 224 single precision floating point operations per clock per processor.

2. The highest per processor.
* Floating point performance;
* Sustained external memory payload bandwidth at 14.4 Gbytes per second;
* Sustained on-board SRAM payload bandwidth at 24 Gbytes per second; and
* Sustained direct GPIO payload bandwidth at 10.3 Gbytes per second

3. The largest per processor.
* On-board SRAM at 80 Mbytes;
* Total on board memory at 2 Gbytes; and
* Reconfigurable logic capacity at 64 Mgates.

4. The capability for high bandwidth mass storage.
* Sustained disk bandwidth 3.6 Gbytes per second;
* 10K random IOPS per assembly;
* 32 Terabytes per assembly;
* Accessible directly from MAP; and
* Addressable through the system's 64-bit virtual address space.

To view the full press release, please visit:
http://www.srccomputers.com/PressReleases/SRC_Launches_SRC-7_8-23-2005.pdf

< Cluster Distributions | Platform Computing Releases Rocks v4.0 >

 

Affiliates

Cluster Monkey

HPC Community


Supercomputing 2010

- Supercomputing 2010 website...

- 2010 Beowulf Bash

- SC10 hits YouTube!

- Louisiana Governor Jindal Proclaims the week of November 14th "Supercomputing Week" in honor of SC10!








Appro: High Performance Computing Resources
IDC: Appro Xtreme-X Supercomputer Blade Solution
Analysis of the Xtreme-X architecture and management system while assessing challenges and opportunities in the technical computing market for blade servers.

Video - The Road to PetaFlop Computing
Explore the Scalable Unit concept where multiple clusters of various sizes can be rapidly built and deployed into production. This new architectural approach yields many subtle benefits to dramatically lower total cost of ownership.
White Paper - Optimized HPC Performance
Multi-core processors provide a unique set of challenges and opportunities for the HPC market. Discover MPI strategies for the Next-Generation Quad-Core Processors.

Appro and the Three National Laboratories
[Appro delivers a new breed of highly scalable, dynamic, reliable and effective Linux clusters to create the next generation of supercomputers for the National Laboratories.

AMD Opteron-based products | Intel Xeon-based products



Home About News Archives Contribute News, Articles, Press Releases Mobile Edition Contact Advertising/Sponsorship Search Privacy
     Copyright © 2001-2013 LinuxHPC.org
Linux is a trademark of Linus Torvalds
All other trademarks are those of their owners.
    
  SpyderByte.com ;Technical Portals