SpyderByte.com ;Technical Portals 
      
 News & Information Related to Linux High Performance Computing, Linux Clustering and Cloud Computing
Home About News Archives Contribute News, Articles, Press Releases Mobile Edition Contact Advertising/Sponsorship Search Privacy
More Links
  • Read more...

  • HPC Vendors
    Cluster Quoter (HPC Cluster RFQ)
    Hardware Vendors
    Software Vendors
    HPC Consultants
    Training Vendors
    HPC Resources
    Featured Articles
    Cluster Builder
    Beginners
    Whitepapers
    Documentation
    Software
    Lists/Newsgroups
    Books
    User Groups & Organizations
    HP Server Diagrams
    HPC News
    Latest News
    Newsletter
    News Archives
    Search Archives
    HPC Links
    ClusterMonkey.net
    Scalability.org
    HPCCommunity.org

    Beowulf.org
    HPC Tech Forum (was BW-BUG)
    Gelato.org
    The Aggregate
    Top500.org
    Cluster Computing Info Centre
    Coyote Gultch
    Dr. Robert Brown's Beowulf Page
    FreshMeat.net: HPC Software
    SuperComputingOnline
    HPC User Forum
    GridsWatch
    HPC Newsletters
    Stay current on Linux HPC news, events and information.
    LinuxHPC.org Newsletter

    Other Mailing Lists:
    Linux High Availability
    Beowulf Mailing List
    Gelato.org (Linux Itanium)

    LinuxHPC.org
    Home
    About
    Contact
    Mobile Edition
    Sponsorship

    Latest News

    Research Accelerator for Multiple Processors
    Posted by Kenneth Farmer, Monday February 27 2006 @ 10:14AM EST

    Processor architectures have crossed a critical threshold. Manufactures have given up attempting to extract ever more performance from a single core and instead have turned to multi-core designs. However, little is known on how to build, program, or manage systems of 64 to 1024 processors, and the computer architecture community lacks the basic infrastructure tools required to carry out this research.

    Fortunately, Moore's law has not only enabled these dense multi-core chips, it has also enabled extremely dense FPGAs. Today, one to two dozen cores can be programmed into a single FPGA. With multiple FPGAs on a board and multiple boards in a system, large complex architectures can be explored. Such a system will not just invigorate multiprocessors research in the architecture community, but since processors cores can run at 100 to 200 MHz, a large scale multiprocessor would be fast enough to run operating systems and large programs at speeds sufficient to support software research. Hence, we believe such a system will accelerate research across all the fields that touch multiple processors: operating systems, compilers, debuggers, programming languages, scientific libraries, and so on. Thus the acronym RAMP, for Research Accelerator for Multiple Processors.

    Read more...


    < The 2006 Cluster Agenda | ASPEED Software Ships ACCELLERANT 3.5 >

     

    Affiliates

    Cluster Monkey

    HPC Community


    Supercomputing 2010

    - Supercomputing 2010 website...

    - 2010 Beowulf Bash

    - SC10 hits YouTube!

    - Louisiana Governor Jindal Proclaims the week of November 14th "Supercomputing Week" in honor of SC10!








    Appro: High Performance Computing Resources
    IDC: Appro Xtreme-X Supercomputer Blade Solution
    Analysis of the Xtreme-X architecture and management system while assessing challenges and opportunities in the technical computing market for blade servers.

    Video - The Road to PetaFlop Computing
    Explore the Scalable Unit concept where multiple clusters of various sizes can be rapidly built and deployed into production. This new architectural approach yields many subtle benefits to dramatically lower total cost of ownership.
    White Paper - Optimized HPC Performance
    Multi-core processors provide a unique set of challenges and opportunities for the HPC market. Discover MPI strategies for the Next-Generation Quad-Core Processors.

    Appro and the Three National Laboratories
    [Appro delivers a new breed of highly scalable, dynamic, reliable and effective Linux clusters to create the next generation of supercomputers for the National Laboratories.

    AMD Opteron-based products | Intel Xeon-based products



    Home About News Archives Contribute News, Articles, Press Releases Mobile Edition Contact Advertising/Sponsorship Search Privacy
         Copyright © 2001-2013 LinuxHPC.org
    Linux is a trademark of Linus Torvalds
    All other trademarks are those of their owners.
        
      SpyderByte.com ;Technical Portals